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D ig i t a l  v ideo  i s  w ide ly  used  and  p l ays  an  impor t an t  ro l e  i n  
t he  ambien t  sys t ems  o f  modern  soc ie ty.  Many  in t e rna t iona l  v ideo  
cod ing  s t anda rds  a re  developed  in  o rde r  t o  compress  t he  huge  da t a  
o f  v ideo  s igna l s  t o  make  i t  su i t ab l e  t o  be  s to red  and  t r ansmi t t ed  in  
TV b roadcas t ing ,  v ideo  confe renc ing ,  v ideophone ,  v ideo  
en te r t a inmen t  and  su rve i l l ance  sys tems .  H .264 /AVC i s  t he  l a t e s t  
v ideo  cod ing  s t anda rd  which  p rov ides  h igh  compress ion  e ff i c i ency  
whi l e  i n t roduc ing  heavy  computa t ion  load ,  wh ich  l eads  to  h igh  
power  consumpt ion  in  r ea l  app l i ca t ions .  
The  h igh  computa t ion  complex i ty  i s  one  o f  t he  ma in  
cha l l enges  o f  deve lop ing  H .264/AVC v ideo  encode r  fo r  h igh  
de f in i t i on  TV (HDTV)  o r  por t ab le  dev ices .  Ra te -d i s to r t i on  
op t i miza t ion  (RDO)  based  in t r a  and  in t e r  p red ic t ion  consumes  
mos t  o f  the  computa t iona l  complex i ty  o f  H .264 /AVC encoder.  
In t e r  p red ic t ion  consumes  mos t  o f  t he  computa t ion  load .  In t r a  
p red ic t ion  a l so  in t roduces  heavy  computa t ion  complex i ty,  whi l e  
i t s  h igh  da ta  dependency  causes  th roughpu t  p rob lem in  ha rdware  
r ea l - t i me  HDTV H.264 /AVC encoder.  
The  t a rge t  o f  t h i s  d i s se r t a t ion  i s  t o  r educe  the  computa t iona l  
complex i ty  o f  HDTV 1080p  H.264 /AVC encode r  wh i l e  keep ing  t he  
compress ion  e ff i c i ency,  so  a s  t o  ach ieve  h igh  pe r fo rmance  
encod ing  under  low ene rgy  consumpt ion .  F i r s t ly,  a  f a s t  mode  
dec i s ion  a lgor i thm and  a  f a s t  b lock  type  dec i s ion  a lgor i t hm for  
in t r a  p red ic t ion  a re  p roposed  fo r  computa t iona l  complex i ty  
r educ t ion  a s  we l l  a s  th roughput  enhancement  t o  sa t i s fy  t he  
r equ i remen t  o f  HDTV rea l - t i me  encod ing .  VLSI  a rch i t ec tu re  i s  
imp lemen ted  to  p rove  p roposed  f a s t  mode  dec i s ion  a lgor i thm to  be  
an  e ff i c i en t  acce le r a to r  fo r  i n t r a  encode r  ch ip .  Then ,  t he  
computa t iona l  complex i ty  o f  t he  H .264 /AVC encoder  i s  r educed  by  
a  r eg ion-o f - in t e res t  (ROI)  based  sche me .  A nove l  
ha rdware -o r i en t ed  fa s t  ROI  de t ec t ion  a lgor i thm i s  app l i ed  in  t h i s  
ROI  based  approach .  S imula t ion  r esu l t s  show tha t  t he  ROI  based  
scheme  reduces  encod ing  t ime  by  77 .18%.  Th i s  d i s se r t a t ion  
cons i s t s  o f  6  chap te r s  a s  fo l lows :  
Chapter 1  [ Introduct ion]  g ives  a  b r i e f  i n t roduc t ion  to  
H .264 /AVC v ideo  cod ing .  The  bas i c  knowledge  o f  i n t r a  p red ic t ion  
and  ROI  based  cod ing  i s  d i scussed ,  fo l lowed  by  the  mot iva t ion  
 3 
and  con t r ibu t ion  o f  th i s  work .  
Chapter 2  [A Fas t  Mode  Dec i s ion  Algor i thm of  In tra  
Predic t ion]  p re sen t s  a  f a s t  a lgor i thm and  i t s  VLSI  imp lemen ta t ion  
fo r  r educ ing  computa t iona l  complex i ty  and  inc reas ing  th roughpu t  
o f  i n t r a  encode r.  F i r s t l y,  t he  d i ffe ren t  me thods  to  r educe  the  
p rocess ing  t i me  o f  RDO based  mode  dec i s i on  in  in t r a  p red ic t ion  
a re  d i scussed .  Then ,  a  hybr id  a lgo r i thm which  cons i s t s  o f  a  
d i r ec t ion  de tec t ion  me thod  wi th  a  nove l  edge  de tec t ion  pa t t e rn  and  
a  mode  p red ic t ion  t echn ique  us ing  spa t i a l  ne ighbor ing  co r re l a t ion  
i s  p roposed .  RDO on ly  pe r fo rms  on  an  ave rage  o f  2 .50  modes  
among  a l l  9  modes  in  each  4×4  b lock .  Proposed  a lgo r i thm c an  
fu r the r  r educe  the  encod ing  t ime  by  24% comp ared  wi th  Pan’s  f a s t  
mode  dec i s ion  a lgo r i thm.  VLSI  a rch i t ec tu re  o f  p roposed  in t ra  
mode  dec i s ion  modu le  i s  des igned  wi th  TSMC 0 .18µm CM OS 
t echnology.  P ipe l ine  a rch i t ec tu re  i s  imp lemented  to  r educe  the  
number  o f  necessa ry  c lock  cyc le s  t o  p rocess  each  macrob lock  
(MB) ,  so  a s  to  enhance  the  th roughpu t  o f  in t r a  encod ing .  H igh  
ope ra t ion  f r equency,  l ow power,  sma l l  ch ip  a rea  and  e ff i c i en t  
p rocess ing  cyc le  r educ t ion  make  th i s  des ign  to  be  an  exce l l en t  
acce le ra to r  fo r  HDTV rea l - t ime  encoder.  
Chapter 3  [A Fas t  B lock  Type  Dec i s ion  Algor i thm of  Intra  
Predic t ion]  p r esen t s  a  f a s t  a lgor i thm which  i s  complemen ta ry  to  
the  f a s t  mode  dec i s ion  a lgo r i thm in  Chap te r  2  t o  r educe  the  
computa t iona l  complex i ty  o f  i n t r a  p red ic t ion  in  h igh  p ro f i l e  by  
sk ipp ing  some  o f  the  b lock  t ypes .  The  b lock  type  o f  in t r a  
p red ic t ion  i s  r e l a t ed  to  t he  smoo thness  o f  MB.  DCT t rans fo rm i s  
app l i ed  to  ana lyze  the  f r equency  f ea tu re  by  i t s  DC and  AC 
coe ff i c i en t s .  P roposed  a lgor i thm se lec t s  on ly  one  o r  two  b lock  
types  among  4×4 ,  8×8  and  16×16  b lock  types .  S imula t ion  re su l t s  
show tha t  t he  t i me  reduc t ion  r a t e  i s  1 .23  t imes  o f  L in ’s  work  whi l e  
the  pe r fo rmance  degrada t ion  i s  l ower.  Th i s  a lgo r i thm s hows  good  
pe r fo r mance  on  d i ffe ren t  r e so lu t ion  f rom CIF  to  HDTV 1080p .  
Chapter 4  [A Region-o f - Interes t  Detec t ion  Algor i thm]  
p r esen t s  an  ROI  de t ec t ion  a lgor i thm and  i t s  VLSI  a r ch i t ec tu re  to  
de tec t  f aces  a s  ROIs  fo r  ROI  based  v ideo  cod ing .  The  de tec t ion  
a lgor i thm has  th ree  ma in  advan tages  to  sa t i s fy  the  r equ i remen t s  o f  
a  p re -p rocesso r  in  v ide o  encoder :  l ow power,  h igh  accuracy  and  
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MB orde r  p roces s ing .  The  MBs  in  ROIs  a re  de tec t ed  sequen t i a l ly  
in  the  same  o rde r  o f  H .264 /AVC encoding  so  tha t  t he  ROI  de t ec to r  
and  H .264 /AVC encoder  can  be  a r r anged  in  MB leve l  p ipe l ine .  ROI  
de t ec t ion  i s  pe r fo r med  in  a  nove l  e s t ima t ion-and-ver i f i ca t ion  
p rocess  wi th  a  nove l  e l l i p se  con tour  t empla t e .  P roposed  a lgo r i thm 
and  i t s  VLSI  a r ch i t ec tu re  can  be  conf igured  to  de t ec t  e i t he r  s ing le  
ROI  o r  mul t ip l e  ROIs  in  each  f r ame  and  the  ha rdware  de t ec t ion  
speed  o f  s ing le  de tec t ion  mode  i s  much  h igher  t han  mul t ip l e  
de tec t ion  mode .  Proposed  con tour  t empla t e  i s  imp lemen ted  by  
ha rdware  by  ve ry  s imple  c i r cu i t s  so  tha t  t he  ha rdware  cos t  i s  on ly  
4 .68k  NAND ga te s .  The  de tec t ion  accuracy  i s  much  h ighe r  than  
p rev ious  f a s t  ROI  de t ec t ion  a lgo r i thm whi l e  t he  ha rdware  cos t  i s  
much  lower  than  f ace  de t ec t ion  a lgo r i thms .  P roposed  a rch i t ec tu re  
pe r fo r ms  as  an  MB l eve l  p r e -p rocessor  w i th  neg l ig ib l e  ch ip  a rea  
and  power  consumpt ion  ove rhead  o f  H .264 /AVC encoder s  fo r  
va r i an t  r e so lu t ion ,  f rom CIF  to  HDTV 1080p .  
Chapter 5  [Reg ion-o f - Interes t  based  Encoding  Complex i ty  
Reduct ion  Scheme]  p r e sen t s  an  a lgor i thm to  r educe  computa t iona l  
complex i ty  by  us ing  the  ROI  de tec to r  in  Chap te r  4 .  The  r e l a t ion  
be tween  ROI  por t i on  and  encod ing  complex i ty  r educ t ion  i s  
d i scussed  a t  f i r s t .  By  us ing  p roposed  ROI  de t ec t ion  a lgo r i thm,  
42% H.264 /AVC e ncod ing  t ime  i s  fu r the r  r educed  compared  wi th  
us ing  p rev ious  ROI  on ly  because  o f  ROI  s i ze  r educ t ion .  In  o rde r  
t o  fu r the r  i nc rease  the  t ime  r educt ion  r a t e  and  r educe  pe r fo rmance  
degrada t ion ,  w e  p r o p o s e  a  co mp l e x i t y  r ed u c t i o n  s c h e me  w h i c h  
c o n s i s t s  o f  3  me t h o d s :  ( 1 )  t h e  i n t e r  p r e d i c t i o n  m o d e  s e l e c t i o n  b a s e d  o n  
q u a l i t y  d i f f e r e n c e ,  ( 2 )  u n e q u a l  p e r f o r m a n c e  d e g r a d a t i o n  b a s e d  o n  
u n e q u a l  b i t s  a l l o c a t i o n ,  an d  ( 3 )  t h e  R O I  b o u n d a r y  en h a n c e m e n t  t o  
r e d u c e  t h e  co d i n g  c o mp l e x i t y  o f  R O I .  E x p e r i me n t a l  r e s u l t s  sh o w t h a t  
p r o p o s e d  c o mp l e x i t y  r e d u c t i o n  s c h e me  c a n  r e d u c e  7 7 . 1 8 %  s i mu l a t i o n  
t i me  b a s e d  o n  p r o p o s ed  R O I  d e t e c t i o n  w h en  Q P d i f f e r e n c e  b e t w e e n  
R O I  a n d  n o n - R O I  i s  2 0 ,  w i t h  1 . 0 2 %  b i t - r a t e  i n c r e a s e  a n d  0 . 0 4 d B  P S N R  
l o s s .  3 0 . 7 9 % o f  e n c o d i n g  t i m e  i s  f u r t h e r  r e d u c e d  c o mp a r e d  w i t h  L i u ’s  
w o r k  w i t h  s i mi l a r  p e r f o r m a n c e  d eg r a d a t i o n .  S u b j e c t i v e  q u a l i t y  o f  
e n co d e d  v i d e o  co n t e n t s  i s  a l so  en h a n c ed  d u e  t o  t h e  R O I  b a s e d  u n e q u a l  
b i t  a l l o c a t i o n .  
Chapter 6  [Conc lus ion]  conc ludes  th i s  d i s se r t a t i on .  
